INTRODUCTION
Remarkable immunity to short channel effects and excellent device scaling possibilities has led to the development of double gated MOSFETs. Flexible threshold voltage field effect transistor (Flexible-FET) has been reported as one the most scalable [1] independently-double-gated MOSFETs with a unique dynamic threshold voltage control feature using the bottom gate voltage. Flexible-FET is the only widely recognized device that combines a JFET with a MOSFET. It has a damascene metal top gate and an implanted JFET bottom gate that are self aligned in a gate trench [2] (Fig  1) . Flexible-FETs have been experimented to show subthreshold slope near 64mV/decade and I on /I off ratios on the order of 10 5 [3] . With all its exclusive features, Flexible-FET is being considered as an alternative to FinFET as it has certain fabrication advantages [3] .
Flexible-FET was proposed initially at 180 nm channel length [1] . Continuous scaling has led to the evaluation of this device at 32 nm channel length [4] . As device dimensions Fig 1: n-channel Flexible-FET top view reach such scales, quantization of carrier energies lead to increased quantum mechanical (QM) effects which manifest themselves in measurable device parameters like threshold voltage, drive current, gate capacitance etc [5] . Hence detailed consideration of QM effects is essential in understanding the electrical and electrostatic behaviors of Flexible-FETs with 32nm channel length. A well established approach of studying the quantum effects resulting from the formation of energy sub-bands in such nano-scale device structures is the selfconsistent method where coupled Schrodinger's and Poisson's equations are solved iteratively. Important device characteristics for 32nm Flexible-FETs have been reported using SILVACO simulations [4] . However, self-consistent C-V modeling and Ballistic I-V characterization is yet to be reported for 32nm Flexible-FETs.
In this paper, Capacitance-Voltage characteristic (C-V) of Flexible FETs having sub 35nm dimensions are obtained by self-consistent method using coupled Schrodinger-Poisson solver taking into account the quantum mechanical effects. Ballistic model has been used to obtain I-V characteristic. Variation of device performance with top and bottom gate bias has also been illustrated. Where is the density-of-states (DOS) electron mass and E j and Ψ j are the minimum energy and corresponding wave function of the j th subband respectively. The DOS mass of electron for bulk silicon is defined as
Which is found to be 1.08m 0 for silicon crystal where m 0 is the free electron mass.
are the transverse and longitudinal electron effective masses in a three dimensional (3D) silicon crystal [6] , [7] . Effective mass variation with the silicon crystal orientation is not considered here; however this can be considered by assuming different effective mass values depending on the particular crystal orientation considered. Nonetheless, the qualitative nature of the results and discussions presented here will be equally applicable for either case. Wave function penetration effect is not considered in this work. From the solution, electron concentration is obtained using the wave function and Eigen energy of each subband.
Where ρ j (E) is the density-of-states (DOS) in the j th sub band. The term f FD (E) is obtained from the Fermi-Dirac distribution function, given by the well known formula of 1
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Here E F is the Fermi energy. The device considered here has quantum confinement in one direction, so the resulting DOS system will be that of a quantum well, which has two degrees of freedom [8] . The DOS function for this case is:
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Where L si is the thickness of the channel. Having reached the convergence of the self-consistent solver, the total charge concentration per unit area is obtained using
Differentiating Q with respect to gate voltage (Vg) gives the capacitance per unit area.
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Current flows in the direction perpendicular to the confining potential. The drain current is sum of the contribution from each subband. The drain current contributed by subband j is [9] , / (9) Where is the conductivity effective mass of subband, j, is the subband energy, E F is the Fermi level of the source electrode and is the Fermi-Dirac integral of order onehalf as defined by [10] ,
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III. RESULTS AND DISCUSSION
In this study, silicon channel thickness is considered to be 30 nm. For such small scaled devices, the potential wells become sufficiently narrow to give rise to splitting of the energy levels into sub-bands, which in effect quantizes the carriers at the voltages of interest [11] . Here, carrier confinement is one-directional in the channel region with oxide gate on one side and the p-n junction barrier on the other (Fig  2) . The first three quantized states are illustrated in Fig 3. The capacitance-voltage characteristic is observed for zero and negative bottom gate bias (Fig 4) . Variation of total charge is considered for zero and negative bottom gate bias (Fig 5) . On the application of a negative bottom gate bias, the p-n junction becomes reverse biased and the total charge in the channel is decreased. The decrease in charge leads to reduced capacitance for negative bottom gate bias.
The ratio of peak value of the electron concentration profile (npeak) and average electron concentration (navg) i.e. npeak/navg is plotted against the top gate voltage (Fig 6) . At threshold voltage, the curve shows a distinct transition point which signifies the start of channel charge buildup at a high rate.
The ballistic current is observed with zero bottom gate bias at various top gate bias (Fig 7) . With increasing top gate bias there is expected increase in the drain current. Effect of varying oxide thickness on ballistic current is considered in Fig 8. For a smaller oxide thickness the electric field in the channel is increased which results in the increment of ballistic current. 
